A novel local bottom-gate carbon nanotube field effect transistor on SOI

In this paper, a new local bottom-gate configuration of CNFET is proposed. By patterning the doped top silicon film of a SOI wafer to form gates of FETs, individually addressable devices on the same substrate are realised. The thin and good quality thermal oxide is used as gate dielectric, so the supply voltage and power consumption can be reduced.