Fully-depleted SOI process optimization for 60 nm CMOS transistors | IEEE Conference Publication | IEEE Xplore