An integrated optimization strategy for saving energy on multiprocessor-on-a-chip architectures | IEEE Conference Publication | IEEE Xplore