55nm gate CMOS technology using sub-keV ion implantation without through surface oxide

Sub-keV ion implantation without through surface oxide on SDE (source drain extension) rcgion has been dcmonstrated. It is found that sub-keV ion implantation is a uscful technique for fabrication of high performance transistors by rcmoval of surface oxide.