A new algorithm for CMOS gate matrix layout | IEEE Conference Publication | IEEE Xplore