On-chip logic minimization | IEEE Conference Publication | IEEE Xplore