Implementation of RLS adaptive filter algorithm using MaxplusII software tools

This paper proposes the implementation of RLS adaptive filter algorithm into VLSI using VHDL. This ASIC chip is designed and simulated using ALTERA's Max+PlusII 9.6 CAD simulation tools and the workability of the algorithm was tested for noise cancellation and verified using MATLAB. The operating frequency is about 30 Mz.