Pipeline floating point ALU design using VHDL

A pipeline floating point arithmetic logic unit (ALU) design using VHDL is introduced. The novelty of the ALU is it gives high performance through the pipelining concept. Pipelining is a technique where multiple instruction executions are overlapped. In the top-down design approach, four arithmetic modules: addition, subtraction, multiplication, and division: are combined to form the floating-point ALU. Each module is divided into smaller modules. Two bits selection determines which operation takes place at a particular time. The pipeline modules are independent of each other. All the modules in the ALU design are realized using VHDL. Design functionalities are validated through simulation and compilation. Test vectors are created to verify the outputs as opposed to the calculated results. Besides verifying the outputs, the outputs' timing diagram and interfacing signals are also tracked to ensure that they adhere to the design specifications. Successful implementation of pipelining in floating point ALU using VHDL fulfills the needs for different high-performance applications.