An efficient BIST scheme for high-speed adders | IEEE Conference Publication | IEEE Xplore