Substrate-triggered SCR device for on-chip ESD protection in fully silicided sub-0.25-/spl mu/m CMOS process | IEEE Journals & Magazine | IEEE Xplore