Alleviation of design loads by synthesizing evaluation function | IEEE Conference Publication | IEEE Xplore