Design considerations of scaled sub-0.1 /spl mu/m PD/SOI CMOS circuits | IEEE Conference Publication | IEEE Xplore