Systolic array implementation of image segmentation by a directed split and merge procedure

A systolic array implementation of image segmentation by a split and merge procedure is proposed. The implementation enhances the input/output and memory bandwidth requirements, leading to a decrease in the computation time for the segmentation of an image. Image segmentation through the proposed approach can be achieved in linear time.<
>