An ASIC-architecture for VLSI-implementation of the RBN-algorithm | IEEE Conference Publication | IEEE Xplore