Optimizations to prevent cache penalties for the Intel/spl reg/ Itanium/spl reg/ 2 processor | IEEE Conference Publication | IEEE Xplore