Rules and suggestions for ASIC design in HDL

This paper suggests some basic rules about designing stable digital ASIC in HDL. These suggestions cover the items in the source coding, synthesis, simulation and testing processes in order for function stability, area minimization and speed satisfaction. All of these are explained with simple examples so their advantages are obvious.