Evaluation of CsI(Tl)-PIN diode array tiling schemes | IEEE Journals & Magazine | IEEE Xplore