Incremental compilation for parallel logic verification systems | IEEE Journals & Magazine | IEEE Xplore