Compiling for instruction cache performance on a multithreaded architecture | IEEE Conference Publication | IEEE Xplore