Towards IEC 61499 function blocks diagrams verification

After having sketched the different techniques enabling to check properties of discrete event systems control software, we present in this article a formal method for IEC 61499 function blocks diagrams verification. This method is based on a formal representation of the behaviour of function blocks diagrams and takes benefit of verification tools developed from the SIGNAL synchronous language.