Dynamic time warping algorithms for SIMD machines and VLSI processor arrays

Synchronous, highly parallel algorithms to perform dynamic time warping are presented. Algorithms are developed for two classes of parallel systems: SIMD (single instruction stream-multiple data stream) machines and arrays of VLSI processors. The machine capabilities required for the SIMD and VLSI array approaches are compared, and algorithm complexities are given.