SAT and ATPG: Boolean engines for formal hardware verification | IEEE Conference Publication | IEEE Xplore