Topologically constrained logic synthesis | IEEE Conference Publication | IEEE Xplore