Reversible logic circuit synthesis | IEEE Conference Publication | IEEE Xplore