A model for evaluation of switch architectures | IEEE Conference Publication | IEEE Xplore