Minimum register instruction sequencing to reduce register spills in out-of-order issue superscalar architectures | IEEE Journals & Magazine | IEEE Xplore