A 60ns CMOS DSP with on-chip instruction cache | IEEE Conference Publication | IEEE Xplore