A 5ns monolithic D/A subsystem | IEEE Conference Publication | IEEE Xplore