A 1Mb full wafer MOS RAM

Use of defect tolerant technologies, with a double-layer polysilicon gate structure applied to the output transistor directly connected to a bus line, will be described. Access time is 350 ns. Bit substitution is used for peripheral circuit failure, while 32-word block substitution is used for defects in storage units.