A 1-mil2single-transistor memory cell in N-silicon-gate technology

A cell design using a 4-μm width diffused bit line and a 5μm width aluminum word line contacted to a silicon gate over the channel region of the selection transistor of the memory cell will be described. Design of a sense-refresh circuit which can be used for 256 of the cells per amp will also be covered.