A 4096-bit dynamic MOS RAM

A memory employing a 3-transistor cell 2 mil
²
in area will be described. Access and cycle times are under 300 ns and 500 ns, respectively, at 100 μW/bit dissipation; standby power is 1 μW/bit. All inputs except the single clock are TTL compatible.