Two-terminal transistor memory cell using breakdown

A transient charge storage memory cell utilizing a two-terminal transistor structure and junction breakdown will be described, illustrated by a simple fabrication scheme that avoids breakdown degradation. Experimental measurements on such cells will be offered.