A trim memory employing both NPN and high-gain unijunction transistors

A three photo-mask flip-flop memory cell showing a cycle time of 500 ns will be described. Each cell contains four devices in an active area of 35 sq mil and uses 40 μW/bit holding power.