Reduced offsets for two-level multi-valued logic minimization | IEEE Conference Publication | IEEE Xplore