Low-power control architecture for embedded processors

This paper presents a low-power design strategy to implement the control architecture of embedded processors. Instead of using power demanding memories to store instruction words, we exploit the way instructions are coded, and substitute for the memory array with a specialized reconfigurable combinational circuit, with lower power requirements. The paper also presents the implementation of the technique in an FPGA-based microcontroller.