Validatable nonrobust delay-fault testable circuits via logic synthesis | IEEE Conference Publication | IEEE Xplore