Minimal forbidden minor characterization of planar partial 3-trees and application to circuit layout | IEEE Conference Publication | IEEE Xplore