Test generation for pattern-sensitive faults in integrated switches

The problem of pattern-sensitive fault detection in integrated time-division switches is discussed. It is shown that high fault coverage can be obtained by applying random test vectors produced by a maximum-length linear feedback shift register. Two tester architecture solutions are proposed.<
>