Physical planning of on-chip interconnect architectures | IEEE Conference Publication | IEEE Xplore