Two Multiplierless Designs for MF Receivers

Admitting coefficients that are sums of powers of 2, two multiplierless designs of digital MF receivers are proposed. Design 1. requires 22 additions per set of six output values. Design 2 requires 11 additions per set of three output values, but there is a strict requirement that the input be a valid MF sequence.