Comments on 'Using cache mechanisms to exploit nonrefreshing DRAM's for on-chip memories' | IEEE Journals & Magazine | IEEE Xplore