Quantizing and Sampling Considerations in Digital Phased-Locked Loops | IEEE Journals & Magazine | IEEE Xplore