Computer Optimization of the Transient Response of an ECL Gate

A computer program has been developed for the simultaneous optimization of turnon and turnoff in emitter-coupled logic (ECL) logic gates. For given transistor models, the biasing resistors and dc voltage source values are automatically adjusted such that the actual response is as close as possible to the desired response.