A 1-Mbit CMOS dynamic RAM with a divided bitline matrix architecture | IEEE Journals & Magazine | IEEE Xplore