On the trigger delay of avalanche transistors

An explanation of the triggering delay in avalanche transistors is given, based on the results of a numerical model for the avalanche transistor. The results obtained allow one to modify the delay by very simple means as it is needed when several avalanche stages are paralleled.