A timing exception technique for SOI circuits

In this paper, we present a technique that ensures the functionality and timing consistency in SOI circuits while simultaneously attaining performance leverage. It addresses cycle-dependent, particularly initial-cycle, speed and noise concerns due to the parasitic bipolar current and hysteretic V/sub t/ variation associated with the PD/SOI technology.