Inherently planar fully depleted SOI isolation

The authors indicate that SOI devices can be isolated by an inherently planar technique that simplifies gate lithography and reduces field enhancement at island edges without the complexities of an STI process by using the low temperature oxide-oxide bond process.