Performance limitation of sub-100-nm intrinsic-channel double-gate SOI MOSFETs | IEEE Conference Publication | IEEE Xplore