An open architecture for semiconductor test: enablers and challenges | IEEE Conference Publication | IEEE Xplore