A speed enhancement DRAM array architecture with embedded ECC

A scaling down principle brings a high speed switching and a low power dissipation with the reliability maintained [I-21. In addition to the dimension scaling down. an epoch-making array architecture with the countermeasure of smaller signal charge is required in a high speed 16MbDRAH.